Fig.1




Fig. 2




Fig.3

Incoming Symbols	Index	Delay	Memory States	Permutations	Outgoing Symbols
0	0	0			
1	1	3 —	→ 1		0
2	2	6 —	·		x
3	3	9			x
4	4	12 —			х
5	5	15 —			1
6	6	18 —			x
			6 0 0 0		x
7	0	0			_
8	1	3 —	8		7
9	2	6 —	$\rightarrow 9$ 2		2
10	3	9 —	10 3		· x
11	4	12	11 4 0		x
12	5	15 —	12 5 0		8
13	6	18	13 6 0 0		3
				•	x
14	0	0			14
15	1	3 —	15		9
16	2	6 —	16 9		4
17	3	9	17 10		x
18 19	4	12 —	18 11 4		15
20	5	15 —	19 12 5		10
20	6	18	20 13 6 0		5
21	0	0			
22	1	3 —		-	21
23	2	6 —	22	•	16
24	3	9	23 16	-	11
25	4	12 —	24 17		6
26	5	15 —	25 18 11		22
27	6	18	26 19 12		17
			27 20 13 6	•	12
28	0	0 —			•
29	1	3 —	29		28
30	2	6 —	30 23		23
31	3	9 —	31 24		18 13
32	4	12	32 25 18		
33	5	15	33 26 19		29 24
34	6	18	34 27 20 13		19

Fig.4

ocoming Symbols		Permutations		M	Outgoing Symbols		
0	0	•	→ 0	T .			
X	1			0	0		x
X	2			0	0		x
X	3		0	0	0		x
1	4		0	0	0		x
X	5		0	0	 		x
X	6		0	0]		x
		_	0	J —			> x
7	0	•	7	1 0			•
2	1	•	7	0	0		x
X.	2		8 2	1	0	0	x
(3			0	0		x
3	4		3	0	0		x
3	5		0	0		<u>-</u>	x
	6			0		· · · · · · · · · · · · · · · · · · ·	——→ x
		_	0	」──			— ×
4	0	•	→ 14	7 7			
)	1	•	<u> </u>	7	0	0 -	x
	2		15	8	1	0	x
	3		9	2	0		x
5	4		10	3	0		x
0	5	•	4	0			x
	6		→ <u>5</u>	0			x
		•	0]	···········		x
1	0	•	→ 21	14	7		
6	1	•	22	15	7	0	0
1	2		16	9	8	1	→ 1
	3			_	2		2
2	4		17	10	3		→ 3
7	5		11	4			4
2	6	•	12	5	·	···	→ 5
	•		6				→ 6
}	0	•	28	21	14	77	
	1	•	29			7	→ 7
;	2		29	16		8	→ 8
	3				9 -		→ 9
	4		. 24	17	10 -		→ 10
	5		18	11 -			→ 11
	6		19 13	12 -			→ 12




Fig. 5b Determine LD: 255 Initialize Permitertion Table Initialize 260 Registers MDj MD Mil = Siu (i) Sout = MDi(LAi) 1+1 180 Shift Registers i=Ni=0